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ABSTRACT OF THESIS

LEAKAGE CURRENT REDUCTION OF MOS CAPACITOR
INDUCED BY RAPID THERMAL PROCESSING

With the MOSFET scaling practice, the performance of IC devices is improved
tremendously as we experienced in the last decades. However, the small semiconductor
devices also bring some drawbacks among which the high gate leakage current is becoming
increasingly serious.
This thesis work is focused on the of gate leakage current reduction in thin oxide
semiconductor devices. The method being studied is the Phonon Energy Coupling
Enhancement (PECE) effect induced by Rapid Thermal Processing (RTP). The basic MOS
capacitors are used to check improvements of leakage current reduction after appropriate RTP
process.
Through sets of experiments, it is found that after RTP in Helium environment could
bring about four orders reduction in gate leakage current of MOS capacitors.

KEYWORDS: Rapid Thermal Processing, MOS capacitors, gate leakage current, Phonon
Energy Coupling Enhancement effect, leakage current reduction
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Chapter 1 Introduction

This chapter introduces and presents some fundamental knowledge of MOS
technology and MOS scaling practice. Although scaling leads to improvement for MOS
device performance, the problem of high gate leakage current is becoming obvious.
Applying high-k materials as gate insulator layer is a straight forward method to minimize
the leakage current. However, high-k gate materials cannot be directly deposited on silicon.
Instead an interfacial SiO2 layer (IL) is needed between a high-k material and silicon.
Therefore, improving the quality of SiO2 is very important for the high-k/IL stack. This
thesis research work is focused on studies of processes for reducing leakage current of SiO2
using recent discovered effect, phonon-energy coupling enhancement (PECE) effect induced
by a RTP process.
1.1 MOS Capacitor Structure
A typical metal-oxide-semiconductor structure refers to the structure of a silicon
dioxide layer grown on top of a silicon substrate and a metal layer deposited on the silicon
dioxide as shown in Fig.1.1

Figure1. 1 Typical MOS Capacitor Structure
a)

Since the silicon dioxide layer is a dielectric material, the basic MOS structure works as

a planar capacitor and the electrodes are the metal layer and semiconductor substrate. The
capacitance of the MOS capacitor keeps changing with the change of the gate voltage across
the device. In the MOS capacitor structure, the semiconductor substrate is called the body
and the metal is called the gate. The voltage across the MOS capacitor is V GB and usually the
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voltage is applied on the gate while the body is grounded. There are three regimes when the
MOS capacitor is working: accumulation, depletion and inversion, which are defined by the
change of carriers at the semiconductor surface.
1.2 Introduction of MOSFET Technology
1.2.1 Brief History of MOSFET
MOSFET (metal-oxide-semiconductor field-effect transistor) was invented in 1960[7],
only a year after the beginning of the integrated circuit era in 1959. MOSFET, the basic
building block of very-large-scale integrated (VLSI) circuits, has become the most important
microelectronic device. The significant development of MOS technology led to the rapid
progress in computer and communication integrated circuits that we have seen in the past
decades. The key to this advancement is the ‘scaling’ in the semiconductor industry which
refers to reducing the dimensions of the MOSFET. Small dimensions of each single
MOSFET have the advantages of high packaging density, high electronic circuits speed and
less power dissipation [8].
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Figure1.2 Moore’s Law-the doubling of transistor counts every two years
Gordon Moore, one of Intel founders, published a paper predicting the long-term trend
of the IC development in 1965, which is known as Moore’s Law [9]. It says the number of
transistors that can be placed inexpensively on an integrated circuit would double every two
years. Moore’s Law is not an exact physical law, however, it is quite an important prospect
followed in the semiconductor industry and it continues half a century successfully.
1.2.2 MOSFET Scaling
Over the past decades, the continuing MOSFET size scaling results in a great
improvement in the integrated circuit operation. The early typical MOSFET channel lengths
were several micrometers, but Intel has produced CPUs of 65 nanometer technology with
the channel being even shorter than 65 nm in 2006 and in late 2009 Intel began the process
featuring 32 nm feature size [10]. With downscaling in size, the process speed of the CPU is

3

boosting, as we have experienced. The main reason to make MOSFET smaller in size is to
pack more components on each single chip. High packing density results in realizing the
same function in a smaller area and chips with more functionality in the same area. Also, the
scaling practice could reduce the price of integrated circuit chips. The cost of fabrication of a
piece of wafer is relatively fixed, however the size of each wafer has been increased from 4
inch to 16 inches, and therefore there are more chips that can be fabricated on a single wafer.
Therefore, the functions per chip increase.
The continuous scaling practice for device and material processes is reaching their
limits. The innovative semiconductor device idea and advanced fabrication technology are
required to keep up with the ‘roadmap’ updated annually by ITRS (International Technology
Roadmap for Semiconductor) [11], which describe the forecasts and technology barriers for
development. In recent years, other problems have come up as the MOSFETs is scaled down
to <65 nm. The most straightforward problem is the gate leakage current.
In addition to the leakage current, there is another important parameter in MOSFET
operation: drive current. The drive current is the drain saturation current when MOSFET is
working. Using the gradual channel approximation, the drive current is

(1-1)
Where W and L are the width and length of the MOSFET channel, μis the charge carrier
effective mobility, COX is the gate oxide capacitance and VG and VT are gate voltage and
threshold voltage. The drive current is required to be substantial enough in order to
successfully drive the next level components on the chips. The gate oxide capacitor is
similar to a simple parallel-plate capacitor when it is in accumulation, the thin oxide layer
leads to a large capacitance and a substantial drive current can be obtained.
As discussed above, a thin oxide layer applied in the scaling practice increases the
drive current when the MOSFET is on and reduces the subthreshold leakage when the
MOSFET is off. However, because the gate oxide is quite thin, the quantum mechanical
phenomenon of the electron tunneling occurs between the gate and the channel [12].
Therefore, a leakage current flows from the semiconductor to the gate metal, passing
through the oxide layer. As a result, extra power consumption is induced.
4

Figure 1. 3 Direct Tunneling Mechanism of Ultrathin SiO2
The ultra thin gate oxide layer in the scaling practice helped improve MOSFETs but
also introduced some drawbacks. The major drawback is the large gate leakage current. The
ultra thin gate oxide layer leads to high gate oxide capacitance, which is the direct reason for
improvement in the drive current and subthreshold leakage. It requires the oxide layer to be
electrically thin then the oxide layer can store charges and induce an electric field easily as a
great capacitor of high value. On the other hand, the gate leakage current is mainly due to a
quantum mechanical tunneling of electrons which has nothing to do with an electrical issue
but mainly to do with a wave-particle duality. Therefore, a physical thick layer could
function as a barrier for tunneling effectively. Hence, the gate oxide layer has to be
electrically thin but physically thick in order to maintain the improvement introduced by an
ultra thin oxide and to minimize the tunneling effect as well.
1.2.3 High-k gate dielectric
In order to make the gate oxide layer thick enough to keep electrons from tunneling
while inducing an electric field easily to modulate the current in the channel of MOSFETs, it
is a straightforward method to use other materials instead of silicon dioxide to build the gate
dielectric layer. High-k materials meet the requirements of being electrically thin but
physically thick. The term high-k refers to high dielectric constant. The Equivalent Oxide
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Thickness (EOT) is an important terminology in high-k field, which indicates how thick a
silicon oxide layer would need to be in order to produce the same effect as the high-k
material being used. The EOT is calculated as the ratio of the dielectric constant of high-k
material over that of silicon dioxide.

(1-2)
Where εoxide and εk are the dielectric constants of silicon dioxide and high-k material
respectively, and tk is the physical thickness of the gate layer built with high-k material. The
insulator using high-k material could provide a greater capacitance than that of a silicon
dioxide layer of the same thickness. The gate insulator of MOSFETs made of high-k
material has a relatively greater thickness but quite small EOT, which is the electrical
thickness.
The high-k materials suitable to be integrated into the MOSFETs require high-quality
interface between the high-k material and silicon [13]. The interface quality would affect the
charge carrier mobility in the channel directly. Large mobility leads to a high drain current.
If the interface has poor quality, there would be more defects and traps, which cause more
carriers scattering and subsequently decrease the mobility. Therefore, the interface of great
quality is a key consideration.
Deposition of high-k dielectric materials directly on silicon results in a very poor
interface, which has a large amount of defects. A critical solution is to form a thin SiO 2 layer
(0.5-0.7 nm) before deposition of high-k oxide materials. With this interfacial SiO2 layer,
high-quality interface between high-k oxides and silicon is restored. Therefore improvement
of the quality of SiO2 is still very important, which may help improve the quality of the
high-k oxide/interfacial layer stack.
1.2.4 Phonon Energy Coupling Enhancement Effect and Rapid Thermal Processing
Dr. Zhi Chen, professor of electrical and computer engineering in the University of
Kentucky, found that a proper rapid thermal processing (RTP) and annealing would improve
the insulating qualities of conventional SiO 2 insulator layer so that the gate leakage current
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is dramatically reduced by two to five orders [15]. This improvement is mainly due to a new
physical phenomenon, phonon energy coupling enhancement (PECE) effect induced by the
RTP process. The PECE effect enhances between Si-O and Si-Si bonds tremendously, and
the enhanced de-excitation causes change of fundamental properties of the SiO2 dielectric
including breakdown voltage and tunneling current [15-18]. The mechanism for generation
of the PECE effect will be discussed in details later.
With the size of MOSFETs scaled down to improve device performance, the electric
field in the channel becomes higher and it leads to some carriers in the channel with larger
energy beyond the equilibrium. These carriers possessing extraordinary high velocity is
named as hot carriers. Due to the hot carriers with high speed, there is an increase in
interfacial traps at the Si/SiO 2 interface. Thus, MOS devices would be degraded during the
device operation. In order to reduce the interfacial traps, the post metal annealing process is
usually taken in hydrogen ambient. The annealing introduces hydrogen ions into the Si/SiO2
interface to form Si-H bonds; therefore, the interfacial traps are minimized. However,
sometimes Si-H bonds are not strong enough to withstand hot carriers [19].
Lyding et al [20] found that Si-D bonds are much stronger than Si-H bonds during the
electron stimulated desorption, which is called as the hydrogen/deuterium isotope effect. Van
de Walle and Jackson proposed a theory for this H/D isotope effect, which suggests two
main processes cause this effect [21].
a) Hot carriers at the Si and SiO2 interface excite the Si-H and Si-D bonds and increase the
vibration energy of bonds to a breaking point.
b) Accompanied with excitation, a de-excitation process occurs at the same time. The
increasing vibration energy of Si-D bonds is reduced through energy coupling from Si-D
bonds to substrate phonons (Si-Si TO phonon mode).
Since the vibration frequency of Si-D bonds (460 cm-1) is more close to the frequency
of Si-Si TO phonon mode (463 cm-1) than that of Si-H bonds (650 cm-1), the de-excitation is
far more efficient in Si-D bonds than Si-H bonds. Thus, the energy coupling between Si-D
bonds and substrate phonon mode leads to stronger and more robust Si-D bonds.
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Figure 1.4 Schematic of Hydrogen/Deuterium Effect
Energy coupling from Si-D bending mode to Si-Si TO phonon mode
No coupling from Si-H bending mode to Si-Si TO phonon mode
Dr. Zhi Chen found that RTP and deuterium anneals would enhance the
phonon-energy coupling (PECE effect), thus Si-D bonds are strengthened as mentioned
above. Besides, the breakdown voltage of the thin oxide layer is found to increase by
30%-40%, which suggests Si-O bonds are strengthened due to the PECE effect [16]. And the
increase in the breakdown voltage of the wafer silicon indicates Si-Si bonds are strengthened
as well at the same time. The explanation to the strengthening is that the phonon energy
coupling between Si-Si bonds, Si-D and Si-O bonds as shown in Fig.1.5. Through
experiments in Dr. Zhi Chen’s research work, it is observed the PECE effect could
strengthen the SiO2 structure and leads to tremendous leakage current reduction.
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Figure 1.5 Schematic representation of energy coupling process between Si-D and Si-Si TO
and Si-O rocking mode [16]

1.3 Thesis Motivation and objective
MOSFETs scaling practice improves the performance of semiconductor devices, such
as increase in drive current and decrease in subthreshold current. On the other hand, it also
introduces a negative effect, increase in gate leakage current. High gate leakage current is
the most undesirable effect, because it would lead to extra power consumption and even
device malfunction. Applying high-k material for a gate insulator is a direct and effective
method to minimize the gate leakage current. However, high-k gate materials can not be
directly deposited on silicon. Instead an interfacial SiO2 layer (IL) is needed between a
high-k material and silicon. Therefore, improving the quality of SiO2 is very important for
the high-k/IL stack. This thesis research work is focused on studies of processes for reducing
leakage current of SiO2 using the phonon-energy coupling enhancement (PECE) effect
induced by a RTP process as mentioned earlier.
In this thesis research work, simple MOS capacitors are fabricated and applied using
the RTP process. The n-type silicon wafer is used to fabricate devices, and silicon dioxide
grows as the insulator layer. Nickel is deposited as the metal layer of MOS capacitors and
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the metal for the back contact is aluminum. The device leakage current is measured and
compared with the leakage current of a control sample, which is fabricated without the RTP
process, and also the oxide layer’s physical thickness and EOT are measured and calculated,
in order to observe the improvement induced in the RTP process. The oxide layer of MOS
capacitors needs to be thin enough for easy observation of tunneling current reduction. In
this thesis research, the silicon dioxide layer thickness is controlled around 22 Angstrom.
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Chapter 2 Experimental Setup and MOS Capacitor Fabrication

In this chapter I will present experimental setup and the fabrication processes. Also I
will present the experimental objectives and the detailed bi-layer fabrication processes,
developed by a former graduate student in our group.
2.1 Experimental Setup
2.1.1 Rapid Thermal Processing System

Figure 2.1 Rapid Thermal Processing Machine
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Figure 2.2 RTP Machine Configuration
During the Rapid Thermal Processing, silicon wafers are heated to a high temperature,
up to 12000C or higher in only less than 1-2 minutes. When cooling down, the temperature
of the wafer decreases rapidly. The RTP usually is used for several applications, such as,
doping activation, thermal oxidation, and metal reflow. In this thesis research work, the
purpose of RTP is to induce the PECE effect which improves the leakage current of MOS
devices.
The heating source in the RTP system used in this research work is two banks of
linear tungsten-halogen lamps, one above and one below. Furthermore, the lamps are divided
into several groups which can be programmed individually in order to optimize the heating
temperature. This heating source is convenient, efficient, fast and controllable.
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Figure 2.3: Schematic illustration of RTP equipment used in this dissertation study (Modular
Process RTP-600S) viewed from: (a) front and (b) back.

Figure 2.4: Temperature measurement of RTP process via thermocouple.
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Figure 2.5: RTP working sketch
2.1.2 Spectroscopic Ellipsometer

Figure 2.6 Demonstration of Ellipsometer working
Ellipsometry is an optical technique, which is widely used in basic research and
industrial application. It is used to investigate the dielectric properties of thin films, such as,
complex refractive index, dielectric function, morphology, and crystal quality. Usually,
ellisometry is used to measure the thickness of single layer or multiple layer stacks with
extraordinary accuracy. In this research work, the spectroscopic ellipsometer (J. A. Woollam
Co. M-2000V model) is used, which can measure thicknesses from 2 nm to 1700 nm and
can scan areas from 1 cm2 to 6 inch2.
Using an ellipsometer, one obtains the film thickness in angstrom resolution through
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the change of phase information and the polarization state of light upon reflection and
transmission. The measured sample must be composed of a small number of discrete,
well-defined layers that are optically homogeneous and isotropic.
MOS capacitors fabrication is quite important in this research work. MOS capacitor
with high quality is the prerequisite for observing effects on characteristics of devices
induced in the RTP process. This chapter presents the whole nano-scaled device fabrication
procedure and various developed methods for a MOS structure capacitor which is used to
study the PECE effects. Fabrication was carried out using the Micro-fabrication facilities at
the Center for Nano-scaled Science and Engineering (CeNSE) at University of Kentucky.
2. 2 Introduction of MOS Capacitor
Integrated circuit is a combination of active (transistors) and passive (resistors,
capacitors and inductor) devices formed on and within a semiconductor substrate and
interconnected by metallization patterns. Integrated circuits have tremendous advantages
over discrete devices connected by wire bonding, especially in terms of device areas. This is
mainly due to the fact that the devices can be packed closely within an IC chip, which could
dramatically reduce processing cost.
MOS capacitors and MOS transistors are the most basic elements for an integrated
circuit. Therefore, usually the most fundamental method to study the microelectronic system
is fabrication and the understanding of such basic semiconductor devices, which is the focus
of this research. In order to study the MOS capacitor, the C-V (capacitance-voltage) curves
and IV (leakage current-voltage) curves were measured by applying voltage through the
equipment, thus, the characteristics can be detected for data to study.
2.3 MOS Capacitor Fabrication Processes
2.3. 1 Wafer cleaning
The oxide layer SiO2 growing on the silicon surface makes a very firm contact between
silicon and the oxide layer. The interface of the Semiconductor and oxide is very important
and is the major concern in the entire fabrication. The quality of interface can be determined
from the shape of C-V curves and frequency dispersion. From the CV curves, the Equivalent
15

Oxide Thickness (EOT) and Flat-band of the capacitor can also be determined.
In 1965, Werner Kern developed a basic procedure when he was working in the Radio
Corporation of American (RCA). RCA cleaning is a special cleaning procedure in the
semiconductor fabrication and creates a very clean silicon surface for the next step – high
temperature processing (i.e. oxidation, diffusion and CVD).
The cleaning is divided into three parts:
1. Removal of organic contaminates
2. Removal of the native oxide
3. Removal of the ionic contamination
The detailed RCA procedure is as following:
1) An Acetone and IPA (isopropyl alcohol) rinse. The purpose of this step is to remove dirt
from the wafer.
2) HF solution etches. This step is to remove the native oxide (2.5nm) from the wafer, and
then the bare silicon wafer surface can be exposed to the next chemical solution for a
thorough cleaning.
3) Use the RCA-1 solution to clean the wafer for 8-10 minutes. The RCA-1 solution is
constituted of NH4OH, H2O2 and DI water with the volume ratio 1:1:5. The solution
should be heated to 70-80C. The organics and heavy metal on the wafer can be
removed in this step.
4) HF etches. A native oxide layer is grown during RCA-1cleaning. Therefore, the purpose
is the same as step 2.
5) Use RCA-2 solution to clean the wafer. The RCA-2 solution is constituted of HCL,
H2O2 and DI water with the volume ratio 1:1:5. After this step, the alkali ions and metal
will be removed from the wafer.
2.3. 2 Wafer oxidation
In this step, the oxidation layer can be grown as an insulator layer in the MOS
structure. Thermal oxidation is a typical method used to produce an oxide layer in
semiconductor device fabrications.

This oxidation process uses an oxidation furnace.

The Deal-Grove model predicts the oxide growth rate which depends on the
following: temperature, materials, time, oxygen flow, etc. According to the Deal-Grove
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model, if a growth of an oxide of a thickness at Xo, stays at a constant temperature on a bare
silicon substrate, the oxidation time is:

(2-1)
where the constants A and B depend on the properties of the reaction and the oxide layer.
If there is already some oxide on the silicon substrate, a consideration should be
taken of the initial oxidation time τ, which indicates the time needed for the growth of a
pre-existing oxide.

(2-2)
If the oxidation process is quite long, the calculation can be simplified according to
Parabolic Growth Law: xo2 = B t, where xo is the thickness of the growing oxide, B is the
parabolic rate constant, and t is the oxidation time. This shows that the oxidation growth
rate slows down with an increase in oxide thickness. This is due to the fact that the oxygen
has to pass through a long distance to reach the interface of Si/SiO2 for the oxide
growing.
If the oxidation process is quite short, the calculation could be simplified according to
the Linear Growth Law: xo = C (t +τ), where xo is the thickness of the growing oxide, C is
the linear rate constant, t is the oxidation time, and τ is the initial oxidation time for the
pre-existing oxide layer.
Thermal oxidation is determined by three vital factors – oxidation time, oxygen ratio
and temperature. Furthermore, the oxide growth is proportional to such factors like the
increasing oxidation time, temperature and oxidation pressure. Other factors of effecting
oxidation growth rate are plasma during growth and a photon flux during growth, the
crystallographic orientation, doping level of the silicon water and the presence of halogen
impurities in the gas phase.
As we know, the dry oxidation is widely used in industry and research. However,
according to the above formula and calculation, the oxidation layer is overly thick, and in
this research, an ultra thin oxidation layer is required.
Silicon wafers at a high temperature condition do not react with pure nitrogen.
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Consequently, nitrogen can be used as the base surrounding gas and mixing with oxygen as
ink dropping into a glass of water. The furnace temperature is should be over 800oC, which
will guarantee a high quality oxide layer. According to the experiment, a 900 oC temperature
and a 25% oxygen level in a nitrogen atmosphere are all conditions that make a better
environment for growing a high quality oxide layer. Thus, the regrowth in the ambient
environment after oxidation is less and, therefore, controllable after the oxidation in a long
term exposure of air and in RTP processing.
After wafer cleaning, the silicon oxidation can be carried on. The purpose of these
actions is to form silicon oxide layers with an expected thickness on the wafer. The
procedure is as follows:
1) Purge the furnace with nitrogen slowly and then heat the furnace to 900 0C which will
give the bare silicon a good quality oxide layer.
2) BOE etches. Buffered Oxide Etch will make the bare silicon a smooth surface rather
than using a diluted HF.
3) When the temperature of the furnace reaches 900℃, load the wafer into the furnace and
with a high nitrogen flow rate for purging the air out from the opening of the furnace.
The front side of wafer should be facing the inside of the furnace when placing, all the
same time placing the wafer in quickly to lessen the chances of the case that a bad oxide
layer will start to grow at the opening, where there exists a lower temperature.
4) After loading the wafer into the oxidation furnace, adjust back the Nitrogen flow rate
and switch off the Oxygen for 40 seconds. Maintain the furnace at this temperature for
20 minutes. Nitrogen gas will work as a buffer gas, which will make the Oxygen dilute,
just like ink dropping into a glass of water, and, therefore, give the bare silicon enough
time to grow a good quality ultra thin oxide layer and allowing a thickness of
approximately 2.0nm.
5) When the temperature of the furnace goes down to 200℃, take out the wafer and let it
cool down.
Upon finishing the wafer oxidation, the thickness of the silicon oxide layer was
measured. Using the ellipsometer measurement, it is found that the thickness of the silicon
oxide layer is ~ 22Å. Also different times of oxidation were studied, e.g. 20s, 40s, 60s, 90s
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and 120s. The details can be found in the chapter 4.
2.3. 3 Photolithography
The photoresist (PR) is a light sensitive material. After exposure under UV lights, the
chemical reaction would inhibit or promote the dissolution of PR in the developer. For a
positive PR, it is more soluble after exposure and for negative PR it is less soluble after
exposure.
SU8 is the common negative Photoresist which is invented by IBM. One important
property is that it is very difficult to be stripped off. The S1813 photoresist is a common
positive Photoresist manufactured by Shipley Co.
For the experiment in this thesis research work, the double layers of photoresists are
used. The negative photoresist SU-8 and the positive photoresist S1813 are chosen for the
photolithography step. Two layers of photoresist provide an excellent undercut, which
provide a good lift-off quality for the next steps.
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Figure 2.7 Bi-layer Photoresist Process

2.3.3.1 Undercut
There are two common causes for the undercut when etching occurs. One common
cause is over-etching, which means an etching time over the amount of time required. The
other common cause is an isotropic etching.
Based on the previous work in our group [4], the alkali-based chemicals may have some
detrimental effect on the PECE effect, thus the Photoresist is strictly chosen. MF-319 and
S1800

cannot

be

used

because

they

are

alkali-based

photoresist.

TMAH

(Tetramethylammonium hydroxide, (CH3)4NOH) from the MF-319 will etch the SiO2 [8] at
a rate of ~15-80 Å /hour, depending on the temperature and the concentration. Even if it is a
low etching rate of the SiO2, for ultra thin oxides, the damage will degrade the quality of the
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oxides. Therefore, an organic-based resist SU-8 has been chosen for playing a leading role in
the photolithography and lift-off process.
The SU-8 developer will develop SU-8 photoresist which was not exposed to UV lights.
Then the SU-8 developer, which is an organic solution, can dissolve the Photoresist S1813 in
both horizontal and vertical direction. Thus, an undercut can be obtained. S1813 is a positive
PR and SU-8 is a negative PR. S1813 is a popular positive PR, which is used as an
underlayer for SU-8.
Photolithography procedure
1) Wafer cleaning
Acetone and IPA clean. This step is to remove any contaminants from the wafer before
photoresist coating.
2) Pre-bake
Bake at 1400C and dry the wafer for 5 minutes. Afterwards, let the wafer cool down for
approximately 4-5 minutes. This step removes the moisture from the wafer’s surface and
makes the wafer’s surface more adhesive for the photoresist.
3) Spin coating of the first photoresist layer
Spin S1813 Photoresist using 2000rpm for 30 seconds. This step allows a certain
Photoresist layer to attach on SiO2, which is then prepared for the undercut and will not
affect the process in the exposure step.
4) Soft bake
Bake at 1300C for 1 minute. Through this step, the excess solvent is removed from the
wafer and the photoresist becomes more photosensitive. Subsequently, allow the wafer to
cool down approximately 4-5 minutes to allow it to harden and dry.
6) Spin coating of the top photoresist layer
Use a speed of 3000 rpm for 30 seconds, which for SU-8 will get a 1.2um uniform
thickness. In this step, the negative Photoresist is acting on the aimed Photoresist for
exposure and development.
7) Soft bake
Bake at 700C for 2 minutes. Then, additionally bake at 1200C for 2 minutes and then
hold it for 20 seconds, which will let the sample cool slowly. Through this step, the
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excess solvent is removed from the wafer and the photoresist becomes more
photosensitive. Afterwards, let the wafer cool down 4-5 minutes to allow it to harden
and dry.
8) Expose to UV light
Prepare the UV light. Load the mask and the wafer, and then expose the wafer to the UV
light for 12 seconds.
E = I * t (2-3)
E - Exposure dose (mJ/cm2)
I - Intensity/measure of light source (mW/cm2)
t - Exposure time (sec)
9) Hard bake
Bake at 700C for 2 minutes, then bake at 1200C for 2 minute and then hold it for 20
seconds, which will let the sample cool slowly. This step drives off the excess amount,
just as the same in the previous soft-bake step.
10) Development
Soak the wafer in the SU-8 developer for 1 and ½ minutes to develop the photoresist.
Then, use IPA to dissolve the developer and DI water to dissolve the IPA in order to get a
clean SiO2 surface without any organic parts inside the pattern. This step will be
discussed in detail in Chapter 6-Improvement.
11) Inspection
Use Microscope to inspect that the pattern is clean and make sure the undercut exists
properly.
2.3.4 Metallization
Through the metallization, a metal film can be formed on the wafer surface. The
E-beam evaporation method is used for both front-side nickel gate and back-side aluminum
metallization in this experiment.
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2.3.4.1Problems with Al-Gate MOS capacitors on ultrathin oxide
In our previous works [1-4], in order to avoid regular photoresist and sputtering
deposition we patterned the Al gate metal by thermal evaporation of Al through shadow
masks to fabricate MOS capacitors. The post-metal annealing (PMA) of MOS capacitors in
forming gas were usually performed to ensure low interface trap density, and good back
Ohmic contact. However, Al is known to diffuse through ultra thin oxides (<30 Å) at PMA
temperatures (~450 °C), causing a short-circuit in the devices. This causes unreliable results
and a low yield (20-30%) of the devices. In order to prevent short-circuiting in our previous
works, a back Al contact was formed first, followed by annealing in a forming gas ambient.
Finally, an Al front gate was defined using the shadow mask by thermal evaporation without
the PMA process.
Using this procedure, we obtained devices with a yield of over 90%. However, there is
a cost for this process, i.e. capacitance-voltage (CV) curves are no longer correct. Figure 2.9
shows the experimental C-V curves (measured at 100 kHz) of Al/SiO2/n-Si MOS capacitors
fabricated without PMA. The extracted experimental accumulation capacitance value (37 Å),
using the Berkeley quantum (QM) simulation program, is only ~70% of the ideal value (24
Å), which is measured using the spectroscopic ellipsometer (J.A. Woolam model M-2000V).
It is very important to analyze why there is such a large discrepancy between the ideal and the
experimental value. We propose a theoretical model to explain the discrepancy as follows:
without performing a PMA, the Al gate may not adhere well to the oxide, creating an air gap
between the Al and SiO2 as shown in Figure 2.10. The air gap and oxide capacitances per unit
area are given by
(2-4)

(2-5)
The total capacitance is the series combination of the air gap capacitance and the oxide
capacitance is:
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(2-6)
The total capacitance can be calculated using Equation 2-6. Figure 2.10 shows the
effect of air gap thickness on C/Cox for oxide thickness of 15-30 Å. It can be seen that the
accumulation capacitance decreases rapidly with increase in the air-gap thickness. For oxide
of 20Å, an air gap of only 2Å may cause the total capacitance to decrease to ~70% of its ideal
value (See Fig. 2.10). This is consistent with the discrepancy of ~70% in Fig2.9. Based on the
above theory, if the air gap can be closed (d=0), the ideal capacitance value can be obtained.
We believed that the PMA step is necessary to eliminate the air gap between the Al metal and
the dielectric layer. This will be confirmed later using a C-V measurement. In addition, the
top electrodes for our MOS capacitor were defined using the shadow mask evaporation of Al
using a thermal evaporator, in which slight variations of the device area could significantly
alter the capacitance values. Thus, the area of the devices has to be determined individually,
which makes the extraction of the oxide thickness difficult and unreliable. In order solve the
problem of Al diffusion, a stable metal, e.g. nickel, was chosen as the gate, because nickel
does not diffuse at PMA temperature (450C)

Figure 2.8 C-V curves of an Al/SiO2/n-Si capacitor without post-metal anneal. The
experimental capacitance is only ~70% of the ideal value.
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Figure 2.9 MOS capacitor model in accumulation with addition of a capacitance caused by
the air gap between the Al gate and SiO2

Figure 2.10 Capacitance calculated from the model with an air gap between the Al gate and
the oxide, the measured capacitance is reduced.

2.3.4.2 Problems with Ni-Gate MOS capacitors

As discussed above, a stable metal gate is required in case of diffusion through the
ultra thin oxide layer during the PMA, when the temperature reaches 450°C. Nickel will not
have the penetration problem because of its great thermal stability. However, there are other
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problems existing. Nickel is a high melting point metal, which is 1453 °C. Due to the fact of
its high melting point, only e-beam evaporation or sputtering can be used. Plasma in
sputtering is harmful to the PECE effect [4] and also will damage the thin oxides by ion
bombardment [7]. Therefore, an e-beam evaporation and lift off process should be chosen
for fabrication of the Nickel pattern. The undercut, as mentioned above, is to promote the
disconnection between the nickel pattern at the bottom and the upper nickel layer on the
photoresist so that the lift off process is easier.
2.3. 5 Lift-off
Lift-off is the final step of the metal contact patterning process to obtain the desired
features, and the layer will be selectively removed by a Photoresist remover, PG-Remover,
for 30mins at 100℃. In this process, because of the high melting point of Nickel, the lift off
is hard to control. If the evaporation rate is too high, the photoresist will melt in the
beginning of evaporation and the PR is mixed with nickel at the bottom of the pattern so that
the nickel pattern become easily peeled off; however, if the evaporation time is too long, the
undercut is destroyed and it is very difficult for lift off. After finishing the lift-off process,
through a microscope, the size of the metal contact pattern is measured.
2.3. 6 Back contact formation
In this process, the silicon oxide layer on the back side of the wafer will be removed
and the aluminum layer will be deposited on the back side to form the Ohmic back contact
for the MOS capacitor. The steps are as follows:
1)

Bake the sample at 130 0C for 2 minutes. The baking can dry the wafer surface and
make the photoresist more adhesive.

2)

Coat the wafer with 1813 positive photoresist, just as the process in the step of
photolithography mentioned earlier. This process is to protect the front side of the
wafer with photoresist during BOE etching.

3)

Hard Bake. Bake the wafer on the hot plate, setting at 135 0C for 3 minutes.

4)

BOE etch. The BOE solution is consistent of NH4F and HF with volume ratio 6:1.
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And the etching rate of this BOE solution is about 950Å/m to etch the native oxide
on the back side of the silicon wafer.
5)

Form the aluminum layer on the back side surface of the wafer by e-beam
evaporation.

2.3. 7 Post metallization annealing
Post metallization annealing can ensure a good contact formation and reduce the trap
density at SiO2-Si interface. It will also ensure correct CV curves, as explained above in the
Ni-gate problem. Therefore, this step is necessary and important for the fabrication.

2.3.7.1 Ohmic contact

Ohmic contact is a low-resistance and stable contact, which is critical for the
integrated circuit performance and reliability. It also affects the MOS device performance.
After sputtering or evaporation of metal on silicon, a Schottky contact with non-linear and
asymmetric I-V curve characteristics is formed. After PMA, the Schottky contact will be
turned into an Ohmic contact with a linear symmetric I-V curve.
Post-metal anneal (PMA) is described as follows:
1)

Remove front Photoresist using 1165 photoresist remover.

2)

Load the wafer in the annealing furnace slowly at room temperature. Then purge the
furnace with nitrogen and hydrogen at a ratio of 10:1.

3)

Heat the furnace to 450 0C, and maintain this temperature for 30 minutes.
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Chapter 3 Fabrication Processes and Their Improvement

During the MOS capacitor fabrication in the research work, there are some
unexpected difficulties. In this chapter, I will present improvement in the fabrication
processes to obtain MOS capacitors of high quality with a thin gate oxide layer and a perfect
undercut profile.
3.1 Improvement of the Bi-Layer Resist Fabrication
In this thesis research work, bi-layer photoresist is used for lift-off process in order to
make sure Nickel deposited in a good shape as metal gate. After development of the bi-layer
resist, the samples are rinsed in isopropyl alcohol (IPA) for around 10 seconds and dried in
nitrogen. Then nickel film is deposited using e-beam evaporation. Figure 2.7 shows the
bi-layer resist process.
However, it was found that after lift-off using Remover PG, almost all Ni were peeled
off. And it was also found if samples are loaded in E-beam evaporator very quickly, in less
than 15 minutes, some Ni would remain after lift-off process. We hypothesized that if
samples stay in air for more than 15 minutes, the resist residue on samples would react with
air and form a thin organic barrier layer, which might prevent the deposited Ni from adhere
well to the substrate, and therefore, during lift-off, Ni would be removed along with the
barrier layer.
Further experiments are carried out in order to understand the exact reason for Ni
peeling off. After photoresist development, samples were rinsed in IPA for 10 seconds, 30
seconds and 60 seconds respectively, and then loaded in the e-beam evaporation chamber in
less than 10 minutes. Ni was evaporated, and lift-off process was carried out. The results for
different IPA rinse time are shown in Figure 3.1.
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150 um

(a)
150 um

(b)

150 um

(c)
Figure 3.1 Samples after Lift-off: (a) Rinsed in IPA for 10 seconds; (b) Rinsed in IPA for 30
seconds; (c) Rinsed in IPA for 60 seconds
For the samples rinsed for 10 seconds, the Ni in circular area remained as expected,
but some Ni around the circular areas were not removed completely. For samples rinsed for
30 seconds, there are more unwanted Ni remained, which should be removed during lift-off.
For samples rinsed for 60 seconds, almost no Ni was removed by Remover PG in the lift-off
process even after ultrasonic cleaning. Therefore, the longer the samples were rinsed in IPA,
the more hardened the photoresist is.
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From the above experiments, the exact reason for Ni peeling off was found. The IPA
not air that reacts with the photoresist causes the problem. In the usual fabrication process,
after resist development and IPA rinse, even dried in nitrogen, there is still some photoresist
residue and some IPA remaining on samples. The photoresist could react with IPA and be
hardened. In Ni evaporation step, the hardened resist residue would behave like barriers, and
Ni film could not stick to substrate well. During the following lift-off step, the Ni electrode,
expected to remain as metal gate, would peel off along with the photoresist residue in the
Remover PG.
In order to confirm this explanation, another experiment was carried out. After
photoresist development, the samples were rinsed using IPA for 10 seconds, and soaked in
DI water thoroughly, and then dried by nitrogen blow. The samples stayed in air for 24 hours.
After that, Ni gate and back Ohmic contact were formed as described before. After soaking
in DI water for a long time, IPA residue on samples were dissolved completely. Thus the
resist residues could not be hardened through reacting with IPA. Consequently, Ni could
adhere to substrate well and not peel off. Fig.3 .2 shows this experiment results.
As expected exactly, the Ni around the circular areas were removed completely, and
the Ni metal gate were well defined. The key to solve the Ni peeling-off problem is to rinse
samples thoroughly in DI water after IPA rinse for 10 seconds.

150 um

Figure 3.2 Samples rinsed in Di water before Ni evaporation
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3.2 Thin oxide layer fabrication
To make the gate oxide layer thinner is one objective in the MOSFETs scaling practice.
As mentioned earlier, large oxide capacitance due to a thin gate oxide layer improves the
performance of MOSFETs, such as increasing drive current and decreasing subthreshold
current.
Oxidation furnace is the typical and conventional equipment for oxide growth.
Because the temperature of furnace can be increased smoothly and steadily, the quality of
oxide could be guaranteed, but the oxidation time usually is relatively long. Due to the
feature of furnace oxidation, it is usually used for thick oxide growth. Rapid Thermal
Oxidation (RTO) is another method to grow oxide. The temperature of RTP rises and falls
very quickly, so that it is commonly used to grow thin oxide layers. However, because it is
hardly to carry out post oxidation anneal, the quality of the oxide layer is not good compared
with the furnace oxidation. The furnace oxidation is used in this research work. The
oxidation time is quite important for thin oxide growth in furnace. Therefore, a series of
experiments were carried out to determine the appropriate oxidation time.
Furnace oxidation is more controllable than Rapid Thermal Oxidation in our
laboratory settings. After oxidation for a short time, the samples were annealed at the same
oxidation temperature for 20 mins in pure nitrogen. The annealing process guarantees a high
quality oxide layer. The oxidation times used in experiments were 20 seconds, 40 seconds,
60 seconds, 90 seconds, 120 seconds and 240 seconds. Oxidation for different time lengths
was carried out. Fig 3.3 shows the results of furnace oxidation for different time lengths.
Oxidation for 60 seconds, 90 seconds, 120 seconds and 240 seconds oxidation showed
consistant thickness results. And data for oxidation for 20 seconds showed a wider range of
variations, suggesting that it is not easily controlled. Obviously, data from oxidation for 40
seconds are more concentrated (not scattered), which suggests more controllable oxidation.
The less oxide regrowth of samples after exposure in air for several hours or even overnight
shows better quality SiO2.
Fig.3.4 shows the results of RTO. Oxidation using Rapid Thermal oxidation is
controllable and the thickness is consistent with the oxidation temperature and time.
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However, comparing with the furnace oxidation, the quality of RTO oxide is not very good
because our RTP setup can not carry out post oxidation anneal. Therefore, RTO is a fast
process for growth of oxide on silicon with slight worse quality.
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Figure 3.4 Rapid Thermal Oxidation
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Chapter 4 Results and Discussion

After MOS capacitor fabrication, measurements, data collection, and analysis were
carried out to study the characteristics of MOS devices, especially the gate leakage current
improvement, induced by the RTP process. After studies of various RTP process parameters,
the optimal RTP parameters were found, which lead to 4 orders of gate leakage current
reduction.
4.1 Capacitance-Voltage Curves of a MOS Capacitor
In the n-type MOS capacitor, the three regimes can be found, accumulation, depletion
and inversion. As shown in Fig. 4.1, the substrate of a MOS structure is grounded through
the back contact and the voltage of VGB is applied across the MOS capacitor. The
capacitance depends on the gate voltage. The curves in Fig.4.2 show the relationship
between CMOS (the capacitance of MOS structure) and VGB (the voltage applied across MOS
capacitor). The CHF is the capacitance at high frequency and CQS is the capacitance at low
frequency.
a) Accumulation
When the applied voltage VGB is greater than the Flat-Band Voltage VFB, the positive
charged holes in the metal gate is repelled to the interface of the gate and oxide layer, and
meanwhile the negative charged electrons are attracted to the interface of the oxide layer and
body. Since the carriers (electrons) are the same type as the n-type silicon body, they
accumulate at the surface. This regime is defined as accumulation. The equivalent capacitor
structure is as shown in Fig 4.3.
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Figure 4.1 MOS Capacitor with Bias

Figure 4.2 Capacitance vs. Gate Voltage Diag. of MOS Capacitor with n-type Substrate [1]
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Figure 4.3 the Equivalent Capacitor of MOS Capacitor in Accumulation Regime [1]
It is a simple parallel plate capacitor filled with an oxide and the thickness of the oxide
layer is tox. Therefore, the capacitance of the MOS capacitor in accumulation regime is

(4-1)
Where A is the area of the parallel plate, Cox is the oxide capacitance per unit area, εOX is the
permittivity of the oxide and tox is the thickness of the oxide layer.
b) Depletion
When the applied voltage is between the Flat-Band Voltage and Threshold Voltage, the
electrons in the gate are repelled to the interface of the gate and the oxide. Meanwhile, the
negative carriers at the surface of the body are repelled as well; therefore the fixed positive
charges remain at the interface of the oxide and the body. At the surface of the
semiconductor the mobile charge carriers (electrons) are depleted and fixed holes are
exposed during this MOS operation regime, this is defined as depletion. The equivalent
capacitor is shown in Fig. 4.4.
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Figure 4.4 the Equivalent Capacitor of MOS Capacitor in Depletion Regime [1]
There are two capacitors in the series, oxide capacitor and depletion region capacitor.
The oxide capacitor is the same as discussed in the accumulation regime. The depletion
region is where the fixed positive charges remain because of the depletion of electrons.
Hence, there is another equivalent capacitor.

(4-2)
CD is the depletion region capacitance per unit area; εSi is the permittivity of silicon and X d is
the thickness of the depletion region. For the reason that these two capacitors are in series,
the capacitance of the MOS capacitor under depletion circumstance is

(4-3)

(4-4)
The capacitance of MOS structure is smaller in depletion regime than that in
accumulation regime.
c) Inversion
If the applied voltage is below the threshold voltage, there is an inversion layer formed
at the surface of the semiconductor body. The semiconductor in the inversion layer is a
p-type, which is inverted from the n-type. As discussed above, during the depletion, a
depletion region is formed at the surface of the semiconductor. If the applied voltage is
continually decreasing, the thickness of the depletion region will barely increase but the
fixed positive charge will exponentially increase in the depletion region because more and
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more mobile electrons are repelled with the decreasing gate voltage. When the applied
voltage is below the threshold voltage, which will be discussed later, the depletion region is
becoming the inversion region because the positive charged carriers have become dominant
in this specific region. The concentration of holes at the surface is becoming greater than
that of the electrons in the bulk. The conductivity type of the depletion region at the
semiconductor surface is inverted. When the inversion layer forms, the thickness of the layer
reaches the maximum value. Hence, the region at the surface of n-type semiconductor body
inverts into a p-type, this working state is defined as the inversion regime.
The equivalent capacitor of the MOS structure in inversion regime is shown in Fig 4.5,

Figure 4.5 the Equivalent Capacitor of MOS Capacitor in Inversion Regime [1]
The MOS capacitor is equivalent to two capacitors in series, oxide capacitor and
inversion layer capacitor. It is almost the same as in depletion regime, except the depletion
region changing into inversion region. The inversion layer has maximum thickness.
Therefore the equivalent capacitance becomes a minimum value CDmin. The expression of the
MOS capacitance in inversion regime is as follows,

(4-5)

(4-6)
In the inversion regime the capacitance has reached the minimum value for high
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frequency. But at low frequency, the MOS capacitance is rising up to the maximum value as
Fig.4.2 shows. The frequency of the applied voltage affects the capacitance-voltage (C-V)
curves of a MOS capacitor. At low frequency, generation rate of holes in the depletion region
is fast enough and a layer of holes forms at the interface of oxide and semiconductor [1].
Because of the holes layer, the charge in the depletion region will not change with the
applied voltage. The equivalent capacitor is only the oxide capacitor. Therefore the MOS
capacitance in inversion regime at low frequency is

(4-7)
At high frequency, the generation rate of holes at the depletion region is not fast
enough to form the layer of holes at the surface [1], and the thickness of the region reaches a
maximum. The charge in the depletion region still changes with the applied voltage, working
as a capacitor. Therefore, the MOS capacitance in the inversion regime at high frequency is

(4-8)
d) Flat-Band Voltage and Threshold Voltage
The Flat-Band Voltage separates the depletion regime and accumulation regime. At the
Flat-Band Voltage, there is no charge on the plates of the oxide capacitor. Therefore, there is
no electric field across the oxide. The flat-band voltage depends on the doping level of the
semiconductor, the fixed charge in the oxide, and the materials used in the MOS structure.
For the energy band diagram, at the flat band voltage the conduction and valence band at the
interface of the oxide and semiconductor is ‘straight’ as shown in Fig4.6.
The theoretical calculation of the flat band voltage:
(4-9)
Where ΦM = work function for metal and ΦS = work function for semiconductor. For p-type,
ΦS = χSi+(EG/2q)+(kT/q)*ln(Na/ni) and For n-type, ΦS = χSi+(EG/2q)- (kT/q)*ln(Nd/ni), where
χSi ( Electron affinity for silicon) = 4.05 eV, EG (Energy gap for silicon) = 1.12 eV, ni (intrinsic
carrier concentration) = 1.45x1010 cm-3, QF is Oxide fixed charges per unit area), and Cox is
Oxide capacitance per unit area.
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The threshold voltage is the gate voltage at the onset of inversion layer. For the energy
band diagram, at the threshold voltage the semiconductor surface potential is becoming
greater than the bulk potential, and when it is more than twice it reaches the ‘strong’
inversion.
The theoretical calculation of threshold voltage is

For p-type

(4-10)

For n-type,

(4-11)

Where ΦF is the semiconductor bulk potential
For p-type, ΦF = (kT/q)*ln(Na/ni) (4-12)
For n-type, ΦF = - (kT/q)*ln(Nd/ni) (4-13)

Figure 4.6 Band Diagram of n-type MOS Capacitor [6]
(a) Accumulation (b) Flat-Band (c) Depletion (d) Inversion
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Determination of VFB from C-V measurement:
At VG = VFB, a thin layer of ionized donors is at the interface with thickness L D.

(4-14)
CDFB is the capacitance of semiconductor layer per unit area and the depletion depth is the
Debye length LD. For n-type, replace NA with ND in equations.
The capacitance is again a series combination of Cox and C DFB, and then the total
capacitance of MOS structure is

(4-15)
And flat-band capacitance per unit area is

(4-16)
From the C-V curve, the flatband voltage VFB can be obtained according to calculated
CFB. Comparing the exact flatband voltage and the calculated value, the fixed oxide charge
can be extracted.
4.2 MOS capacitor measurement:
Using Agilent 4284A LCR meter and HP 4155B Semiconductor Parameter Analyzer,
the I-V and C-V curves can be obtained. Applying voltage on the nickel gate and aluminum
back side, high frequency C-V curves of the MOS capacitor at 1 MHz and 100 KHz or 10
KHz were obtained and the thickness of the gate oxide layer can be obtained using the
Berkeley Quantum simulator. In addition, the flat-band voltage and dopant density of the
substrate can be extracted from the C-V curve using the simulator. Accurate determination of
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the area of the capacitor is important for the final calculation of EOT and Leakage current
density.
Two type of C-V measurement
1. High frequency C-V
A Small AC signal (25-200mV at frequency >10kHz, typically at 1 MHz) superimposed on
DC bias. Measure the MOS capacitor with bias from inversion to accumulation.
2. Low-frequency (Quasistatic C-V)
Measurement performed at very slow ramp (staircase waveform).

Figure 4.7: Ideal curves for leakage current density JG (A/cm2) vs. thickness of SiO2 film.
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4.3 Results and Analysis
4.3.1 Experiments using SiON as gate insulator
In order to study the effect of the RTP process on MOS capacitors using silicon oxynitride
(SiON) gate dielectrics grown by Freescale Semiconductors Co. The control samples are the
devices without RTP and the RTP samples are those went through the RTP process at 1050oC
for 40 seconds.
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Figure 4.8 C-V curves of SiON MOS capacitors after RTP processing, RTP is under 1050℃
for 40s in Helium environment with O2 as 300ppm in He and O2 mixed gas.
The control sample is a SiON layer of ~2.0 nm on a 12-inch Silicon wafer produced by
Freescale Semiconductor Co. C-V curves of the control sample showed the EOT of 2.1 nm
with a Flat-band voltage of 0 V and C-V curves of the RTP sample showed an EOT of 2.2 nm
with a Flat-band voltage of -0.2V after RTP at 1050℃ for 40 s. Leakage current density of the
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control sample is 110-2 A/cm2 at VG-VFB=1 V. Leakage current density of the RTP sample is
110-3 to 110-4 A/cm2 at VG-VFB= -1 V.

Comparing with the Control sample, there ~ 2

IRBD1
orders of leakage current reduction after
RTP. 3:44:21 PM 10/29/2009
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Figure 4.9 Leakage current versus gate voltage curves of SiON MOS capacitors after RTP
processing under 1050℃ for 40s in Helium environment with O2 as 300ppm in He and O2
mixed gas.
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4.3.2 Flash Lamp Anneal (FL A) Experiments
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Figure 4.10 CV curves of FLA samples with a Millisecond flash lamp anneal in a pure
Nitrogen environment. FLA1 1000℃ for 3ms; FLA2 1000℃ for 20ms; FLA3 1100℃ for
3ms; FLA4 1100℃ for 20ms.
This set of experiments is to study the effect of flash lamp anneal (FLA) on the
improvement of leakage current, in which it takes only milliseconds. The gas introduced in
the FLA process is pure Nitrogen. Figure 4.11 shows the C-V curves of the FLA1 sample
processed at 1000℃ for 3ms, EOT is a little bit over 2.0nm and FB is 0.6V; the FLA2 sample
processed at 1000℃ for 20ms, EOT is around 2.0nm and FB is 0.1V; FLA3 sample processed
at 1100℃ for 3ms, EOT is around 2.0nm and FB is 0.6V; and FLA4 sample processed at 1100℃
for 20ms, EOT is around 2.3nm and FB is 0.3V.
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Figure 4.11 IV curves of FLA samples with a Millisecond Flash Lamp Anneal in a pure
Nitrogen environment
FLA1 IV curves show the Leakage current is 110-1 A/cm2 at 1.6V; FLA2 IV curves
show the Leakage current is 1 10 -1 to 110-3A/cm2 at 1.1V; FLA3 IV curves show the
Leakage current is 110-1 to 110-2 at 1.6V; FLA4 IV curves show the Leakage current is
110-1 to 110-3 at 1.3V.
Comparing these four FLA samples under different temperatures and heating times, the
reduction improvement is not obvious, since after the short time high temperature heating,
there is still contamination existing after RTP.
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4.3.3 RTP for 2s
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Figure 4.12 CV curves of samples after RTP at different temperature; RTP1 is under 1050℃
for 2s; RTP2 is under 1100℃ for 2s in Nitrogen and Oxygen mixed gas with Oxygen around
250ppm.
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Figure 4.13 CV curves of samples after RTP at different temperature
From the Fig 4.13, this part is to study the reduction of a different temperature of a RTP
file. Higher temperature shows a better reduction. It can be seen that the devices from
different location played an important role in how much the leakage current reduction,
darker color curves are almost the edge part of the sample, the lighter color curves are close
to the center part of the sample. Therefore, the devices located around the edge part of the
sample always got a better reduction improvement.
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4.3.4 RTP for 10s in N2
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Figure 4.14 CV curves of samples after RTP 1060℃ for 10s
This experiment is taken in order find out the effects introduced by RTP process with
Oxygen as two side thermal transfer gas. The temperature of RTP is 1050℃ and time is 10
seconds with different Oxygen gas concentrations, 240 ppm and 250 ppm respectively.
CV curves of control samples show EOT is 20 Angstrom and the Flat-Band voltage
is0.35V. RTP samples are heated at 1050℃ for 10 seconds with a rapid temperature
increasing rate in Nitrogen environment. RTP 1 curves indicate some devices after RTP have
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EOT of 24 Angstrom and FB of 0.2V. Other devices after RTP have EOT of 30 Angstrom
and FB of 0.6V as RTP2 curves show.
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Figure 4.15 IV curves of samples after RTP at1060℃ for 10s in 200ppm of O2 concentration
in Nitrogen and Oxygen mixed gas.
Control sample IV curves show Leakage Current is 110 -1 to 110 -2A/cm2 at the
Flat-Band voltage of 1.35V; RTP samples are heated at 1050℃ for 10 seconds with a rapid
temperature increasing rate in Nitrogen environment. Some devices on RTP1 curves have a
Leakage current of 110 -3 to 10 -5 A/cm2 in the FB range; RTP2 curves show other devices
have a Leakage current of 110 -4 to 10 -6 A/cm2 in the FB range.
The C-V and I-V curves of this group samples show the reduction of Leakage current is
not improved much. The different locations of devices on one single sample also act as a big
role explained as the last I-V curve Fig4.16 during the RTP processing and affect the results
tremendously.
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4.3.5 RTP for 10s in Helium and Nitrogen
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Figure 6Figure 4.17 CV curves of samples after RTP in environment of Nitrogen; RTP is

1050℃ for 10seconds with O2 180ppm of mixed gas.
RTP processes in different gas environments are taken to MOS capacitors so that it could
show whether gas environments affect the leakage current reduction introduced by RTP. Two
different gas environments are used in this experiment. One is the Nitrogen and Oxygen
mixed gas and the other is Helium and Oxygen mixed gas.
In RTP process, samples are rapidly heated at 1060℃ for 10s in the Nitrogen and
Oxygen mixed gas environment with oxygen of 180 ppm. Control sample is a normal
capacitor without any additional processing. In the CV curves of RTP, the EOT is shown as
23.5 Angstrom and Flat-band is shown as 0.25V. In the Control CV curves, the EOT is
shown round 20.5Angstrom and the Flat-band is shown as 0.4V.
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Figure 4.16 IV curves of samples after RTP in environment of Nitrogen

The IV curves show the Leakage Current of samples after RTP is 1 10
-5

-4

to 1 10

A/cm2 at Flat-band voltage of 0.25V. For control sample, the Leakage Current is 1 10

A/cm2 at Flat-band voltage of 0.4V.

52

-0

-6

2

CAPACITANCE (f/cm )

1.5 10

-6

1.2 10

EOT=2.05nm
FB=0.1V

-7

9 10

EOT=1.95nm
FB=0.55V

-7

6 10

-7

3 10

0

0 10

0

0.4

0.8

1.2

1.6

VOLTAGE (V)

Figure 4.17 CV curves of samples after RTP in environment of Helium; RTP is 1060℃ for
10seconds with O2 180ppm of mixed gas.
RTP sample is rapidly heated at 1060℃ for 10s in the Helium and Oxygen mixed gas
environment with oxygen of 180ppm. Control sample is a normal capacitor without any
additional processed. In the CV curves of RTP sample, the EOT is 19.5Angstrom and
Flat-band is 0.55V. In the CV curves of control sample, the EOT is round 20Angstrom and the
Flat-band is 0.15V.
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Figure 4.18 CV curves of samples after RTP in environment of Helium
The IV curves show the Leakage Current of samples after RTP is 1 10 -4A/cm2 at
Flat-band voltage of 0.15V. For control sample, the Leakage Current is 1 10 -0 A/cm2 at
Flat-band voltage of 0.55V.
Comparing the Nitrogen and Helium environment annealing through RTP at same
condition, since Helium has a better thermal conductivity than Nitrogen, the reduction of
Leakage current in Helium environment is more uniform. From the Capacitance-Voltage
curves, the EOT (Equivalent Oxide thickness) can be calculated and Flat-band voltage can
be extracted. According to the exact value of Flat-band voltage (1Volts in common), the
leakage current of this MOS capacitor can be taken out. In Helium environment, with EOT
less than 1 Angstrom, regrowth of RTP1 shown in curves is uniform. Compared with the
Control sample, there is four order reduction of Leakage Current generally. In Nitrogen
environment, with a two to three Angstrom regrowth of the oxide layer, the overall 3 to 5
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order Leakage current reduction should minus one or one and half order to counteract the
regrowth. Therefore, the Helium’s result is better than Nitrogen’s which means the thermal
transfer has a very important effect in the processing.
4.4 Conclusion
In order to find out whether the RTP process could improve the leakage current
reduction effectively, RTP with different configurations were taken on many MOS
capacitors. For the MOS capacitors with SiON as gate insulator, the RTP at 1050oC for 40
seconds introduced around 2 orders improvement. However, the general 2 orders
improvement is not great enough to ensure that RTP is an effective and efficient method. It
was found that the RTP in milliseconds have very limited effect on leakage current reduction.
The reason is that there is still some contamination existing after RTP. Also RTP at different
temperatures were taken to find that RTP at high temperature have a better reduction
improvement. Through experiments, it showed that the device location on each single
sample would affect the results tremendously.
The most important experiments are the RTP at different gas environments, Nitrogen
and Helium. The results showed the in Nitrogen environment RTP introduced an overall 3 to
5 orders leakage current reduction, however, due to the two to three angstrom regrowth of
the oxide layer, one or one and half order should be subtracted. Therefore, the overall
reduction is not good enough as expected.
There were generally four orders improvements in gate leakage current reduction on
MOS capacitors after the RTP at 1060℃ for 10s Helium and Oxygen mixed gas
environment with oxygen of 180ppm. The result is very remarkable. In addition, the
reductions are uniform on each sample due to the better thermal conductivity of Helium gas.
The experiment results showed the RTP in Helium environment is quite an effective method
to improve the gate leakage current reduction of MOS capacitors.
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Chapter 5 Conclusion

The MOSFET technology is the ultimate drive to electronic industry and even IT
field. And the MOSFET scaling practice is boosting the performance of IC devices.
However, the thin and small semiconductor devices also have some drawbacks. The high
gate leakage current is most undesired which could lead to extra power consumption and
even malfunction. This thesis research work is focused on leakage current reduction through
the RTP process during the semiconductor devices fabrication.
A smoothly fabrication process is a guarantee for the research quality assurance. The
quality of the oxide layer, a good gate metal pattern contact, a good back contact, which are
all vital to the quality of MOS capacitor and the characteristic study. Due to the
improvement of the photolithograph part in fabrication, it is easily to go through the process
and fabricate an around 100 1μm diameter capacitor. The oxidation improvement provides a
high quality of insular layer which is shown in the regrowth after RTP in EOT from CV
curves.
In this thesis research work, it is exploring the effects on characteristics of MOS
capacitor introduced by Rapid Thermal Processing. Through a set of experiments, it is found
that the under some circumstances RTP improved the leakage current of MOS capacitor in a
very limited level, and also the location of samples would affect the improvement
tremendously. However, in the last experiment, it showed the RTP in Helium environment is
promising, which could lead to four order reduction of gate leakage current.
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